

Substitute for Form 1449A/PTO  
**INFORMATION DISCLOSURE  
 STATEMENT BY APPLICANT**  
 (Use as many sheets as necessary)

Complete if Known

Application Number	Unknown <i>10/751,135</i>
Filing Date	Even Date Herewith <i>12/30/2003</i>
First Named Inventor	Patel, Bheem
Group Art Unit	Unknown <i>2816</i>
Examiner Name	Unknown <i>HAI L. NGUYEN</i>

Sheet 1 of 1

Attorney Docket No: 884.936US1

**US PATENT DOCUMENTS**

Examiner Initials*	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date if Appropriate
<i>HLN</i>	US-5,148,381	09/15/1992	Sprague, David L.	364	723	02/07/1991
	US-5,489,864	02/06/1996	Ashuri, Roni	327	161	02/24/1995
	US-5,641,931	06/24/1997	Ogai, Y. , et al.	84	661	03/28/1995
	US-6,073,151	06/06/2000	Baker, J. C., et al.	708	290	06/29/1998
	US-6,121,808	09/01/2000	Gaudet,	327	231	
<i>HLN</i>	US-6,348,826	02/19/2002	Mooney, Stephen R., et al.	327	270	06/28/2000

**FOREIGN PATENT DOCUMENTS**

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>

**OTHER DOCUMENTS – NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
<i>HLN</i>		DONNELLY, K. S., et al., "A 660MB/s Interface Megacell Portable Circuit in .3 $\mu$ m-0.7 $\mu$ m CMOS ASIC", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 32, (Dec. 1996), 1995-2003	
		HAYCOCK, MATTHEW , et al., "A 2.5Gb/s Bidirectional Signaling Technology", <i>Hot Interconnects Symposium V</i> , (Aug. 1997), pp. 1-8	
		LEE, THOMAS H., et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, (Dec. 1994), 1491-1496	
<i>HLN</i>		SIDIROPOULOS, STEFANOS , et al., "A Semidigital Dual Delay-Locked Loop", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 32, (Nov. 1997), 1683-1692	

EXAMINER *HAI L. NGUYEN*

DATE CONSIDERED

*02/06/2005*